SUMMARY Process and temperature variations have become a serious concern for ultra-low voltage (ULV) technology. The clock generator is the essential component for the ULV very-large-scale integration (VLSI). MOSFETs that are operated in the sub-threshold region are widely applied for ULV technology. However, MOSFETs at subthreshold region have relatively high variations with process and temperature. In this paper, process and temperature variations on the clock generators have been studied. This paper presents an ultra-low voltage 2.4GHz CMOS voltage controlled oscillator with temperature and process compensation. A new all-digital auto compensated mechanism to reduce process and temperature variation without any laser trimming is proposed. With the compensated circuit, the VCO frequency-drift is 16.6 times the improvements of the uncompensated one as temperature changes. Furthermore, it also provides low jitter performance. key words:
Introduction
With the explosive growth of portable devices and biotechnology, wireless has become one of the most important design criteria in digital, analogy, and radio frequency (RF) circuits [1] . The clock generator is an essential component for such applications. However, power consumption and frequency drifts are the key factors to be overcome in the clock generator. The crystal oscillators (XOs) had been widely applied for most conditions. XOs provide a precise reference clock to PLLs or DLLs for high-speed applications. However, the crystal (XTAL) is an off-chip component with high power consumption [2] - [4] .
Process, voltage and temperature (PVT) variations are the critical factors of frequency drifts for clock generators. Typically, PVT compensations include material and electronic compensations [5] . Material compensation applies a substance with a positive temperature coefficient of frequency (TCF) in the resonator such as SiO 2 to neutralize the effect of negative TCF of the silicon resonator [6] , [7] . Electronic compensations include off-chip and on-chip calibrations. Both above methods mostly combine proportional to absolute temperature (PTAT) circuit and the complementary to absolute temperature (CTAT) circuit to compensate temperature variations. Off chip calibrations compensate the variation by off-chip circuits or external control signals [8] , [9] . On-chip compensation, also known as auto calibrations, integrate sensors and compensated circuits and could be all accomplished in the chip [10] - [13] . Since the additional testing procedure and off-chip circuitry are reduced, low cost will then become another advantage in onchip compensation. Nowadays, on-chip compensation has been widely implemented with increasing precision. The industrial, scientific, and medical (ISM) band of 2.4 GHz is reserved internationally for the use of RF energy for industrial, scientific and medical purposes [14] , [15] . Wireless body-area networks (WBAN) which are rapidly growing applications, and are used for communication among sensor nodes operating in, on or, around the human body [16] , [17] . The human body communication (HBC) is a wireless communication method used to connect devices through the human body as a transmission media. HBC has high speed and low power characteristics and is suitable for contact-based services [18] , [19] . Hence, the clock generator operating at 2.4GHz is the critical and essential component for healthcare purposes.
In this work, an ultra-low-voltage 2.4 GHz crystal-less clock generator with an auto-calibrated process and temperature circuit is proposed. The auto-calibrated process and temperature compensated circuit includes a process detector to detect process variation and all digital compensation circuit. Besides, a temperature voltage controlled compensated circuit is applied to calibrate the variation from temperature.
The proposed circuit was fabricated in a 65 nm CMOS technology. It makes the operation of CLCG with very low supply voltages, down to 0.5 V, as well as achieves sufficient high frequency stability and accuracy against the variations from process and temperature.
Architecture and Circuit Implementation
2.1 Architecture of Proposed CLCG Figure 1 shows the structure of the proposed ultra-lowvoltage (ULV) CLCG. It includes the LC oscillator, autocalibrated process and temperature circuit, and digital controlled varactors and temperature compensation circuit.
The LC voltage-controlled oscillator (LC VCO) is shown in Fig. 2 . By utilizing the capacitive feedback and
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⃝ 2017 The Institute of Electronics, Information and Communication Engineers the forward-body-bias (FBB) technique [20] , the LC VCO can be operated with reduced supply voltage and power consumption while maintaining remarkable circuit performance in terms of phase noise, tuning range, and output swing. As C 11 = C 12 = C 1 , C 21 
and L 21 = L 22 = L 2 , the oscillation frequency and transconductance can be approximated by
As L 1 = L 2 = L P , the Eq. (1) can be simplified as
From (2), it is clear that the variation of C 2 has more influence on ω than C 1 . Therefore, the capacitor C 2 is applied as tuning varactors to a reasonable tuning range of the LC VCO under ultra-low-voltage operations. Besides, increasing the capacitance of C 1 can get wider tuning range. Therefore, C 1 are implanted with metal-insulator-metal (MIM) capacitors, which have high capacitance and better stability. Figure 3 shows the block diagram of an auto-calibrated process and temperature compensated circuit. It consists of a process detector and a digital process and temperature compensated circuit. The ring oscillator, a LC VCO, and a counter consist of the process sensor.
Auto-Calibrated Process and Temperature Circuit
The signals of a LC VCO and a ring oscillator are taken as the input and clock of counter, respectively. The output digital codes of the counter (C<6:0>) are dependent on the process variation. The mapping table is based on the process and temperature variations in the mapping table detection (MTD) [21] . Three process corners which are slowslow (SS), typical-typical (TT), and fast-fast (FF) with 5% V DD variation are considered. The output digital signal of mapping table (M<6:0>) is the calibration parameter that depends on the process variation and used to adjust the target frequency DCO. Figure 4 (a) shows the simulated frequency versus temperature for the proposed LC VCO without any calibration. Temperature coefficient (TC) are 705, 550, and 534 ppm/
• C of the slow-slow (SS), typical-typical (TT), and fast-fast (FF) corners, respectively. The LC VCO frequency differences of corners are too slight (about 50MHz) to be distinguished. Then, a low speed ring oscillator operated at 60MHz with TT corner is introduced to sense the process variation. Figure 4 (b) shows the simulated frequency versus temperature for the ring oscillator with different corners. TC of ring oscillators are 25500, 16000, and 10200 ppm/
• C of the SS, TT, and FF corners, respectively. The highly process, voltage, and temperature (PVT) dependent characteristic of a ring oscillator can be used to detect the PVT variations efficiently. oretically considered as the sequence of four operations:
1. Initialization: The calibration must be operated at initial temperature (30 • C) to avoid temperature variations. As Start goes high, outputs of the registers must be set or reset. The counter outputs C<6:0> are decided by the frequency of the ring oscillator and LC oscillator, and then the counter output C<6:0> saves to the register LCCNT. Fig. 5 (b) Thus, the corresponding DF<5:0> and DT <5:0> of this chip can be defined. Then, the controller uses the mapping value to achieve the target frequency by switching varactors for temperature and process compensation. 4. One-point calibration: At the fine tuning stage, single point calibration is applied to modify the output frequency at room temperature. The mechanism maintains that the function of the calibration system can = 3MHz. The frequency tuning step is 12.5 ppm/ • C where is sufficient for this condition. The frequency resolution of DT<5:0> is also 3MHz. The resolution depends on the frequency of a LC VCO and a ring oscillator. The resolution increases with high speed of a LC VCO and low speed of a ring oscillator. The mapping table selection is cover by SS, TT, FF corners. However, if the ring oscillator speed is higher than above situations and the LC-VCO speed is kept at relative low speed, such as slow-fast (SF) corner. The counter output code might be out of range. Therefore, the design should be increased the compensated range to overcome this situation. Figure 6 (a) illustrates the circuit of the DCV (Digital controlled varactors). Figure 6(b) shows the capacitor value of DCV versus its controlled voltage with different devices. DCV should produce a smaller capacitor value to maintain a higher operating frequency of DCO. The complementary signal of F<0> is applied to NMOS source/drain of DCV to produce two quantized levels of capacitor values. Besides, the source/drain-to-bulk junctions are forward biased at 0.5 V. Accordingly, DCV has two different timing resolutions and provides the same output loading for DCO. In Fig. 6(b) , (i) and (iv) produced by Low Vth (LVT) MOSFET has wider tuning range of the capacitor than (ii) and (iv) produced by Low Vth (LVT) MOSFET. Therefore, DCV can be realized for a wide tuning range and high-speed frequency by selecting LVT MOSFETs in the proposed circuit.
Architecture of Digital Controlled Varactors

Architecture of Temperature Compensated Circuit
The temperature coefficient of the LC VCO is proportional to absolute temperature (PTAT), as can be seen in Fig. 4(a) . Therefore, the complementary to absolute temperature (CTAT) frequency has been applied to compensate the temperature variation. As temperature increases, the frequency should be decreased by increasing the capacitance of DCV. Hence, the V out is the PTAT voltage to accomplish the temperature compensation. Figure 7 shows the temperature compensation circuit (TCC). The current reference provides a stable PTAT voltage reference, V out [22] , [23] . The temperature compensated mechanism relies on switching DCV.
The current reference provides a stable current, which compensates for temperature effects on V out , and voltage variations can be reduced the supply voltage by an OP Amp. Transistor M2 is the native NMOS, and others are operated in the subthreshold region. The gate of M1 and M2 are also connected to the gate of M6 and M7, its purpose is to keep M1 and M2 always on by the diode connected transistor M8. The reference output voltage V out can be approximately expressed as
. (W/L is the transistor aspect ratio, C OX is the gate oxide capacitance per unit area, and η is the subthreshold slope factor). V T = K B T/q is the thermal voltage (K B , is the Boltzmann constant, q the elementary charge, and T is the absolute temperature). V th is the MOSFET threshold voltage. Assume the ratio of mir-
2 S 6 ) and B = (η 7 + η 8 − η 6 ). The temperature dependence of the reference voltage, V out , is firmly related to the thermal behaviour of V T and V th . The temperature reference circuit can be design by setting δV REF /δ + T > 0 to achieve PTAT circuit.
As turns on the switch (DT<0> = 0), MS turns off and V out is equal to F<0> = 1 of DCV. On the contrary, MS turns on and V out is equal to F<0> = 0 of DCV when turns off the switch (DT<0> = 1). There are three sets of active load, MS, and DCVs for three corners (SS, TT, and FF) in this design. After the auto-calibration circuit selects the corners, the code of DT<5:0> is decided. Figure 8 shows the simulated frequency versus temperature for the proposed LC VCO after calibration. The TC of the SS, TT, and FF are 52, 37, and 41 ppm/
• C, respectively.
Experimental Results
The proposed frequency generator has been fabricated in a 65nm GP (general purpose) CMOS process without specialized analogy process options. The die photograph is shown in Fig. 9 . The core dimension which includes inductors is 660µm x 1040µm. The output buffer includes tap buffers and an open drain circuit. Figure 10 shows the measurement setup with bias tee for output signal. F ct <5:0> is a 6-bit manual frequency controlled code for one-point calibration. Temperature measurements were performed in a programmable thermal chamber. The MOSFETs of high frequency devices such as varactors and the -gm part (M a1 and M a2 in Fig. 2 ) of LCO are applied deep n-well devices. Deep n-well structure is used to block substrate noise. The devices are also applied double guard rings to isolate each body. Therefore, the LVT devices have isolated body but not sharing the same substrate with other NMOS devices by deep n-well and guard ring structure. The layout view are shown in Fig. 11 . 
Temperature Compensation
Frequency drift over temperature and power supply voltage was measured with the real-time oscilloscope (Agilent 81204B). Measured results with temperature compensation are shown in Fig. 12(a) . After auto-calibration mechanism, one-point calibration which calibrates the initial frequency to 2.4 GHz at 30
• C has been applied. The total measured temperature coefficient is 33.4 to 58.5 ppm/
• C in the external 0.5-V unregulated power supply and over a temperature range of 0 to 100
• C. The temperature variation of 5 chips is less than 0.5%. The worst case (Chip 3) is slightly overcompensated. The bits of digital temperature code DT<5:0> is insufficient to set a response with a less positive coefficient, though to add that functionality into future revisions is necessary.
The TC without auto-calibration is 556 ppm/ • C. The result is similar to the simulation of TT corner. Therefore, frequency-drift of the VCO with the compensated circuit is 16.6 times of the original one without compensation. Figure 12(b) shows the measured results of TC with supply voltage variation. TC of V DD +5%, −5%, +10%, −10% is 41.6 ppm/
• C, 47.9 ppm/ • C, 187 ppm/ • C, and 175 ppm/ • C separately. We can see that the temperature compensation of +/−10% is not enough to compensate the frequency. Because the mapping table only has with 5% variation in order to keep 1-to-1 mapping. On the contrary, TC of V DD +5% is close to the V DD = 0.5V. It means that the compensation mechanism is work at the condition of V DD +5%. Figure 13 represents the operating frequencies at 25
Jitter Performance
• C and the jitter histogram at 0.5 V, which demonstrates a 1.45-ps RMS jitter and a 10.47-ps peak-to-peak jitter (P2P jitter) at 2.4 GHz within 12.95k hits. The RMS and P2P period jitters are less than 0.35% and 2.53%, respectively. The Table 1 Performance comparisons of clock generators voltage amplitude is 0.78V where bias tee voltage is 1.2V at V DD = 0.5V. The total power consumption is 2.5mW at V DD = 0.5V. Table 1 summarizes the results of this work and compares with previous temperature compensated clock generators. Comparing to other on-chip works, such as AD-PLL, DLL and RC oscillator, the proposed ULV CLCG exhibits the lowest temperature sensitivity and comparable low jitter performance. The oscillators of MEMS and FBAR have lower TC and better phase noise than others structures. However, the MEMS oscillator needs additional MEMS mask process, and FBAR resonator has to fabricate with BiCMOS process. In addition, above MEMS or FBAR • C. Simulated and measured results of the relationship between phase noise and temperature are shown in Fig. 15 . Phase noise becomes worse as temperature increases. The gm of LC-VCO MOSFETs is getting worse at high temperature, and the Q value of an inductor in low temperature is higher than high temperature [24] . The two main reasons lead to high phase noise at high temperature.
Measurement of power consumption and output power are summarized in Fig. 16 . Output power change from −4.06 dBm to −5.23 dBm over a temperature range of 0 to 100
• C. Measured results show that temperature variations barely influence all of the output power. There are two main reasons to support the measured results. First, all the measured results are calibrated to a fixed frequency = 2.4GHz by our calibrated mechanism. As output frequency does not vary with temperature, the variation of output power vary inconspicuously. Second, the output stage of CLCGs usually dominate the output power. The buffers are designed for ensuring stable output signals in every simulation under different situations, and the stable measured output power reflect an achievement of the design purpose of the buffers and an open drain circuit.
The power consumptions are 2.5 and 2.64 mW at T = 20 and 100
• C respectively (excluding the output buffers and open drain circuit). We can infer that the power consumption increases as temperature raises from Fig. 16 . Considering the fact that LC VCO dominates power consumption, the total power consumption would be increased while LC VCO frequency increases resulting from increasing tem- perature. Moreover, the minor correlation of frequency and temperature calibrated by the compensated circuit is applied to mitigate the situation such that the power consumption is not supposed to be increased theoretically. However, our inference from Fig. 16 is disaccord with the effect introduced by the compensated circuits. The explanation to this contradiction relies on the absence of compensated circuits in other circuits, such as digital parts. This absence undoubtedly enlarges the power consumption since increasing currents of MOSFETs lead to increasing power consumption as temperature increases. Figure 17 shows the figure of merits (FoM) versus temperature coefficients. The FOM is defined as the ratio of the power consumption to the oscillation frequency (nW/kHz) [10] . Calculated FOM is 1.04 nW/kHz for the proposed circuit. The crystal-less clock generators in Table 1 are classified into two categories by their operating frequency. One aims to replace XOs and is operated around MHz, such as [11] and [21] . The other is a substitute for XOs and multipliers and is operated around GHz, such as [7] and [12] . The low operating frequency have better FOM because the existence of large noise provided by frequency multipliers is not included in FOM. Although, the FOM of our proposed work are slightly higher than [11] and [21] , the TC of our work is actually better than [11] and [21] . In other word, our proposed work is considerably competitive if the above papers are operated at around GHz.
Figure of Merits
The proposed technique could not only be operated at ultra-low voltage, 0.5 v, and high frequency around GHz, but also automatically calibrate its temperature and process. As the related works only focus on a part of scenarios, either on supply voltage, power consumption, or frequency accuracy, the main contribution of the proposed method is the very first design investigating the whole situations.
Conclusion
The proposed ultra-low-voltage crystal-less clock generator with auto calibrated process and temperature compensated circuit has been successfully verified in a 65 nm CMOS technology. LC VCO provides low jitter and high phase noise performance, and TCC with an auto-calibration technique can detect and compensate the variations from the process and temperature. As demonstrated in this work, the proposed design that makes the operation of CLCG with very low supply voltages, down to 0.5 V, as well as achieve sufficient high frequency stability and accuracy against the variations from process and temperature for the HBC application.
